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The teaching of computer architecture at a low level is made diff icult  by the complexity 

of the real systems which are used as examples and tools. This paper describes a proces- 

sor simulation system which is intended for use at the second and third year undergradu- 

ate level for teaching techniques and concepts in the implementation of instruction sets 

and microprogramming. The important features of this system are in the user interface, 

and not necessari ly in the actual processor which is simulated. 

The IEEE Curr iculum for undergraduate 

computer engineering [5], and the ACM cur- 

r iculum for B.Sc. Computer Science degrees 

[6,83 both contain courses on computer 

architecture at the elementary level. 

Specified as a topic of study is micropro- 

gramming and the implementation of com- 

puter instruction sets. While the maj.or 

dif ferences between discrete logic imple- 

mentation and microprogrammed implementa- 

tions can be explained in a straightfor- 

ward way, the detai ls and the 'flavor' of 

creating a new instruction in microcode is 

not as easi ly conveyed. While many modern 

machines have microprogrammed instruction 

sets, not all of these possess a writeable 

control store, and not all are easi ly 

used. Some machines can be damaged by bad 

microcode. Most machines with writeable 

control store are complex, and most are 

expensive. Thus, it is not practical to 

allow the average undergraduate student to 

directly experience microprogramming on 

such machines. 

What remains as educational tools in 

this area are chip sets, such as the AM 

2900, which are, to first and second year 

undergraduates, too complex and artif i- 

cial. An introduction to a new concept 

should involve suitable metaphors, sim- 

plif ications, and abstract ions to convey 

the major principles and concepts, rather 

than a complete and detailed col lection of 

facts which, while real and relevant, are 

too specific and too many. The result of 
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teaching too many detai ls can often be a 

student with no grasp of the general i ty of 

an idea or its re lat ionship with other 

concepts. 

The apparent art i f ic ia l l i ty  of dev- 

ices such as the 2900 lies in the fact 

that they are marketed solely as a 

microprogrammable chip, with no resident 

instruction set. Thus, the microinstruc- 

tions take the place of normal instruc- 

tions, as on a CPU chip like the Z80, and 

microprogramming looks a lot like assem- 

bler programming. While microprogramming 

actually IS a lot like assembler coding in 

some ways, the intent of using a tool such 

as this in teaching is to underscore the 

differences, to al low the student to 

explore the new techniques involved in 

microprogramming, and to see the conse- 

quences on machine architecture. 

Based on the arguments above, what is 

proposed is a software emulation of a sim- 

plified microprogrammable processor. The 

processor should be simple enough that its 

structure can be understood after a very 

few lectures and labs, and yet it should 

provide features suitable for i l lustrat ing 

advanced concepts in architecture. The 

students understand that this is an 

explanitory device, and not a real system. 

Later, with the skil ls learned on the sim- 

plified system, the more complex 'real' 

systems may be mastered more quickly. The 

simulator is a metaphor for the concepts 
that students consider diff icult,  and 
leaves the actual detai ls for later. 
Microtool is a system of programs 

intented to assist in the teaching of con- 

cepts in microprogramming and computer 

architecture. The system provides students 

with a faci l ity for writ ing and executing 

microcode without the normal complexit ies 

of dealing with an actual microprogramm- 

able CPU with writable control store. In 
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addition, high level debugging tools and 

input and output uti l i t ies are provided. 

Use of this ut i l i ty is expected to 

simplify Junior and Senior level architec- 

ture courses, by providing a 'hands-on' 

demonstrat ion of many important concepts. 

As well, since the system is written in a 

high-level language, it is reasonably 

portable, and cannot harm or even disrupt 

the processor on which it runs. It also 

allows large numbers of students to actu- 

ally experience microprogramming,  without 

incurring a large hardware expense or pro- 

ducing a content ion problem. Many students 

can run the system simultaneously on a 

mult iprocessor (as opposed to a stand 

alone real system). This is especial ly  

important at this time, with class sizes 

exceeding previous reasonable limits. 

The MicroTool (or uTool) system con- 

sists of an emulator for a hypothetical  

microprogrammable CPU, a compiler for a 

'high level' micro language, and a col lec- 

tion of exercises which i l lustrate con- 

cepts in computer architecture. Students 

may write microprograms for the CPU, 

either as bit sequences or as symbolic 

statements, and then 'run' them on the 

emulator. The processor is, of course, a 

simplif ied and somewhat idealized one, to 

avoid clouding the relevant concepts. 

The Processor 

The system is based on a processor 

described by Dasgupta [7] and also by 

Tanenbaum [I], which he calls a "hypothet-  

ical host machine", and which will be 

referred to as the TIa processor in this 

document. This processor was used, rather 

than inventing a new one, for a number of 

reasons. The most relevant rat ionale for 

the choice was to ensure that a commonly 
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used textbook was avai lable for use in 

conjunction with the system. The reader is 

referred to this text for an excel lent 

detai led descr ipt ion of the processor. 

Figure I shows the major processor 

components, giving as well the control 

points which make up the microstore word. 

Micro instruct ions are 40 bits in length, 

and are of two types: GATE instructions, 

which move data from a source to a desti-  

nation, and TEST instructions, which com- 

pare a bit constant against a bit in a 

register, and branch to a target micro 

address if the bits have the same value. 

Figure I gives the format of these two 

kinds of instruction. 

The micro instruct ions are executed 

by the processor in three subcycles, which 

provides a very important temporal separa- 

tion between parts of a micro instruction. 

During the first subcycle, gates I thru 29 

may be opened, permitt ing data transfers 

to take place into the adder. The second 

subcycle allows gates 30 thru 37 to be 

opened, which allows results from the 

adder/shifter to be moved into dest inat ion 

registers. Finally, subcycle three permits 

either the read or write gates (38 or 39) 

to be opened, implying that a read or 

write operat ion will take place. Parker 

[4] gives a table of data transfers possi- 

ble in this processor, and descr ibes in 

more. detail the function of each gate. 

The microprogram store, or, control 

store contains 256 of the 40 bit micro 

instructions, which means that eight bit 

microstore addresses are needed. The con- 

trol store may be written to, which allows 

user written microcode to be executed. 

s l  
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The GATE Ins t ruc t ions  m 
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Eoch bit of o GATE instruction represents one oF the control points (See Fig. I) 

A "t' bit ollows doto to move ocroes o control point, o "0' bit does not. 

Bit 0 of eoch mtorolnetruotton Is the opcode - o GATE Inetruotton hoe 

on opoode of "I'. Bite SB ond 3g control reodlng ond wrtttn 9 of morn 

memory, reepecttvely. 

The TEST Ins t ruc t ions  , 
I Mtorocoda Br~r~h T
Unused Addree9 
Test Register 

ObJact bit 
The TEST mtcrotnstruotion ollows ony bit of certoin registers to be tested. 

In any named Field obovg, only one bit moy be non-zero or on error occurs. 

The ootion of the TEST instruction is to exomlne the indicoted test register. 

to see  if the epeciFied bit (The TEST field obove. O-15) is equol to the 

the volue of the Object Bit Field (I or 0). If so. o bronch is mode to the 

microlnstruction specified by the Microcode Bronch Address Field. IF not, 

then  the next instruction i n  the normol sequence is executed. Opcode For 

the  TEST inetruotlon is 'O'. 

F igure  2 -- The  Micro ins t ruot ton  Formots  
The Emulation System For example, the dual purpose command 

'dump' is used to dump a set of memory 

locations. Hence, the command 'udump' is 

used to dump a set of control store loca- 

The T1a emulator is a computer pro- tions. 
gram which simulates the T1a hardware. It 
'executes' the 40-bit micro instruct lons The dual purpose commands consist 
one at a time, and permits editing, trac- mainly of data entry or tracing commands. 
ing, and dumping both the 'macro' store They include BREAK, CLEAR, DUMP, ENTER, 
and the control store, and a l lows  the LOAD, STEP, and STORE. Single purpose 
examinat ion  and mod i f i ca t ion  o f  a l l  i n te r - commands are CHANGE, CONTINUE, DISPLAY, 
na l  mach ine  reg is te rs .  NOTRACE, PROGRAM, QUIT, RESTORE, RUN, and 
SAVE. However, it makes more sense to 

The entire system is written in group the commands functionally, into 

Berkeley PASCAL[I], and runs on a VAX input~output commands, debugging~tracing 

11/780 under UNIX. The program itself uses commands, and others. 

only standard language features, and can 

be easily ported to other systems running 

PASCAL. In fact, the system is also run- Tracing and Debugging 

ning on an IBM PC, and the effort needed 

to make the conversion was minimal. 

These commands very often involve 

The emulator reads commands from the creating, deleting, or using a breakpoint, 

user's terminal, but allows the entry of or an address (either microaddress or nor- 

microcode and machine code from user- mal address) where execution will be 

specified files. All commands are single suspended. When the program counter con- 

word names, possibly followed by parame- tains the address of a breakpoint, the 

ters which can be either numeric or text. emulator stops running the current program 

As well, some commands apply to microcode and returns to command level. Breakpoints 

only, some to machine code only, and some are set in order to check the current con- 

to both. In cases where a command may tents of store, values in registers, or to 

apply to both micro and machine code, the modify some value. The abi l i ty to set 

micro command name will be the same as the breakpoints is extremely valuable while 

machine code version, except it will have debugging microcode (and machine code as 

the letter 'u' prepended to it. well). 
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The command break (or ubreak) takes 

one parameter- the address, either micro 

or macro, at which the breakpoint is to be 

placed. The emulator then prints out the 

address, and asks if it is correct, to 

which you may reply 'yes' or 'no'. 

Finally, the emulator asks if this is a 

tracepoint. A tracepoint is a special 

case of a breakpoint, in that when the 

tracepoint address is encounted, the emu- 

lator will begin to trace the execution of 

the user programs by dumping instruct ions 

to the screen as they are executed. The 

emulator does not stop executing when the 

tracepoint is seen, it simply begins the 

trace. 

A micro breakpoint lasts until 

removed. A macro breakpoint will only 

exist until it is encountered and causes a 

break; it will then be removed. Tra-
cepoints will, however, exist until 
removed. 
Breakpoints are removed using the 

clear command. One parameter, the address 

of t-~e breakpoint,  must be given. The 

breakpoint (or tracepoint) is then 

removed. 

After a breakpoint has been seen dur- 

ing emulation of user code, the user may 

enter commands. One useful one is the step 

command, which causes the emulator to exe- 

cute the next machine (or micro) instruc- 

tion, then stop again. Single stepping 

through code is very useful during debug- 

ging. 

Once a breakpoint  is encountered, it 

is often desireable to resume processing 

from the current state, the continue 

statement is used for this purpose. This 

command may be entered after a breakpoint  

is encountered during program execution. 

The result is that the program resumes 

executing where it left off. Changes in 

the machine registers made with a change 

command will be in effect. The equivalent 

command for tracepoints is notrace. After 

a tracepoint is seen, enter ing the notrace 

command turns off tracing, until another 

tracepoint is encountered. 

Input~Output Commands 

I/O commands cause memory or regis- 

ters to be either loaded or saved. For 

example, a user may direct ly enter into 

memory from the terminal, either microcode 

(in its binary form) or machine code (in 

various forms) by use of the enter com- 

mand. 

For entering microcode, the user is 

first asked for the address. Then, the bit 

posit ions in the microword which are to be 

SET (ie : I) are entered. Entry ends with 

a negative number. Now the emulator stores 

the microword, and increments and displays 

the next address value, and asks if you 

wish to continue. This process repeats 

until all words are entered. It is assumed 

that words to be entered are consecut ive 

locations. 

For entering machine code, the first 

address is entered as above, but code 

entry is input as either hexadecimal,  

octal, or decimal numbers, depending on 

the input mode specif ied. You will be 

asked for the number base, which must be 

one of 2, 8, 10, or 16. 

The corresponding output command is 

dump. This command allows main store or 

microstore to be displayed on the screen. 

Two parameters, the starting address and 

the final address, must be specif ied. All 

of the memory locations between these two 

addresses (inclusive) will be written to 

the terminal. 

It will not be often that microcode 

will be direct ly entered into memory using 

enter - it is too slow and clumsy. More 

often, we will want to read code from data 

files. The load command requires a file 

name argument, and this file is expected 

to contain the required memory words. In 

the case of microcode, this file may be 

produced by the MPL compiler. In the case 

of machine code, it may be entered by a 

text editor, or by a user program. 

Store permits saving the current con- 

tents o - -~ i ther  microstore or main memory. 

It requires a file name argument, the name 

of the file which will contain the memory 

contents. Later, store may be reloaded 

from the same file using the load command. 

Saving both main store and microstore in 

this way requires two separate files. If 

the entire processor state, including 

tracepoints, breakpoints,  all registers, 

and all memorys needs to be saved, then 

this can be done too. The command save 

keeps all of this information on a 

called 'utool.SAVE' in the current UNIX 

working directory. The machine state may 

be recal led using the restore command. 

No'te that there is only o n ~  - many 

states may be kept only by renaming old 

versions of the file. program : 

The command program is a unique 

feature of the microtool  system. It is 

used by students to load standard micro- 

code and machine code sequences written by 

the instructor. The command will request 

one integer argument, between 0 and 99. 

The integer argument represents a code, 

created by the instructor, to identify 

assignments, lab exercises, etc. This 

allows students to experiment with stan- 

dard code sequences before writ ing their 

own firmware. The instructor is free to 

change these code sequences at will, and 
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on some systems (such as UNIX) a usage 

count for each student may be maintained. 

Numbers entered by students which do not 

correspond to a real code file cause a 

message to the student's terminal. 

Quite often during the debugging of 
microcode, a 'bad' value finds itself in a 
reg is ter .  The ' change '  command permi ts  the  
modif icat ion of processor registers during 
program execution. Two arguments are 
expected: the first is the name of the 
register to be changed, and the second is 
the value to be stored in the register. 
Legal register names (Upper case only!) 
are  : 
A B C D 

MBR X MAR IR 

PC SP 

The Change command is also used to ini-

reasonable values at the outset. 

The display command is used to 

display all of the machine registers, 

probably after a breakpoint. 

Other Commands 

The quit command terminates the emu- 

lation system and causes a return to UNIX 

command level. 

Run will run the current microprogram 

on the current contents of main memory. No 

parameters are expected. 

The MPL Compiler 

The Microcode Programming Language 

(MPL) compiler is provided for more con- 

venient programming of the T1a processor. 

Rather than dealing with individual bits, 

fields, and opcodes, mnemonics are used to 

specify register transfers, microcode 

addresses, and memory access. The syntax 

is much like that of an assembler in some 

ways, and like a compiler in others. The 

compiler described here was inspired by 

[3], but includes many new features. 

There are  two basic statement types, 
because of the two basic instruction 
types. GATE statements consist of one or 
more assignments, possibly including sim-
ple expressions. TEST statements yield a 
test microinstruct ion,  and include a test 
bit and branch address. 
A gate statement may be composed of 

many individual assignment statements, 

because s gate instruction may perform 

many simultaneous data transfers. The 

general syntax of an assignment is 

DEST : SOURCE; 

or 

DEST = Simple_expression;  

A gate consists of some number of transfer 

statements, one computational statement, 

or both kinds mixed, with only one compu- 

tational statement per gate statement. The 

gate statement is ended by two semicolons 

(;;), so that one gate statement may span 

many lines. 

Destinat ions and sources are speci- 

fied as key words, representing T1a regis- 

ters or operations. Registers, etc. may be 

written in either upper or lower case. 

Possible dest inat ions are: 

A,B,C,D A thru D are 16 

bit registers. 

X The X register. 

MAR Memory Address 

Register 

MBR Memory Data 

Register. 

IR Instruction 

Register. 

PC Program Counter. 

SP Stack Pointer. 

memory Main store. 

The T1a processor has a simple 
ar i thmetic- logic unit (ALU), which per-
forms simple additions, complements, and 
shifts. As well, there are constants 
stored in internal registers wich can be 
used in computations. Constants avai lable 
are :  
1 - A 16 b i t  reg is ter ,  
= integer I. 

0 - 16 bit integer zero. 

-I - 16 bit two's complement 

sign 16 bit register, only 

the sign bit is set. 

15 - The integer constant 15. 

A simple expression takes the general 

form : 

shift_op (sourcel + source2) 

The operator 'shift op' may be absent or 

may be one of eTther 'shift left' or 

'shift right' In any case, the- addit ion 

indicated would be performed, fol lowed by 

a shift of only one bit in the specified 

direction. 

The source operands above may simply 

be constants, registers, or may be a com- 

plemented constant or register. The one's 

complement of register A is written 

complement (A) 
To shift the A register left one bit, we 

would enter : 

73 

A : shift 	 left (A + 0);; 

/ Sets 4? 13, 33 / 

The procedure for accessing main 

memory is fair ly simple. The address for 

a memory read operation is always placed 

in the MAR prior to the read operat ion 

being started. The result of the read is a 

16 bit memory word, which is placed in the 

MBR. Remember that reads and writes are 

performed during subcycle 3 of the micro- 

sequence, and so the address can be moved 

to the MAR during the same micro instruc- 

tion. 

A memory read could be written as : 

MBR= memory ( MAR );; 

or 8S : 

MBR:  memory;; 

since the use of the MAR is understood. 

MBR must, however, always be the destina- 

tion of the read. 

Any MPL statement may be preeeeded by 

one or more labels, which are symbolic 

names represent ing the address in micro- 

store of that statement. For example, : 

lab1: 

tst1: MBR:  memory;; 

Here, 'lab1' and 'tst1' represent the same 

location in microstore. Later, these names 

may be the object of a branch. 

Labels need not be defined before 

they are used, but all labels must be 

defined somewhere in the program. 

When it is necessary to branch to a 

particular microinstruct ion out of the 

normal sequence, then a test statement 

would be used. There is always a condi-  

tion involved, which is expressed as the 

equal i ty of a bit constant (I or 0) with a 

specif ied bit in a particular register. If 

the two are equal, then the branch will be 

made; otherwise, the next instruction in 

the control store will be executed. 

The general syntax is 

if <bit expression> 

then goto <microaddress> ;; 

The keywords 'then' and 'goto' are always 

optional, and either, both, or neither may 

be present. 

The general form of a bit expression 

is 

bit (register, bit-number) 

: b i t -constant 

where : 

bit-number is a constant between 

0 and 15. 

register is one of A,B,C,D, 

MBR, X, IR, or 0. 

bit -constant is 0 or I. If omitted, 

I is assumed. 

In any place where a comma (,) is 

seen, the key word 'of' may be used. All 

equal signs (=) may be replaced by the key 

word 'is'. All parentheses may be omitted, 

and extra ones are ignored. 

All of the fol lowing bit expressions 

test bit number 14 of the instruct ion 

register to see if it is set (=I) : 

bit (14, IR) = I 

bit (14, IR) 

bit 14 of IR is I 

bit 14, IR is I 

bit 14 of IR 

bit ((14)of(IR)) is ((I)) 

There are obviously many forms possi- 

ble for the same test statement. It is 

assumed that individual programmers will 

adopt a convention. 

Often a simple uncondit ional  branch 

instruct ion would be useful. There is no 

such instruction in our processor, but the 

MPL compiler can construct one. The GOTO 

statement is a variat ion of the test 

statement, where the intent is to branch 

uncondit ional ly  to a dest inat ion address. 

The condit ion used is to test any bit, say 

bit number 0, of the zero register, which 

has all bits set to 0, against the con- 

stant bit 0. This always results in a true 

condition, and therefore will always 

result in a branch. The test statement 

would be : 

if bit (0, O) = 0 

then goto <dest>;; 

where <dest> is some label. In MPL, this 

can be shortened to 

goto <dest>;; 

An Example MPL Program: 

A stack machine. 

Here, a simple stack machine is writ- 

ten in T1a microcode. There are only six 

instructions, which are: 
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Opcode Instruction Description 

000 PUSH the low 13 bits of the 
instruction 
001 POP the top stack value into 
the A register. 
100 ADD the top two stack values, 
result on top. 
101 SUBtract the second-from top 
value from the top value, 
result on top. 
110 STOre the (Top-l) value into 
the memory location given 
by Top. 
111 GET the contents of the 
address given by the top 

of the stack, result goes 

on Top. 

The opcodes occupy the top 3 

bits of the word. The code for this 

instruction set could be written in 

many ways, and the sample solution is 

not guarenteed to be optimal in any 

sense. 

The solution is given in Figure 

3 as an MPL compilation listing. 

Points to note are, first, that the 

code written above for the FEC is 

used without modif ication, and 

second, that the execute portion of 

the fetch-execute cycle must first 

decode the instruction opcode to 

determine which instruction to exe- 

cute. this decoding .is performed 

bit-by-bit, a l imitation enforced by 

the architecture of the micro 

machine. 

A coding sheet has been devised 

for use as a guide for beginning students 

coding in binary. It is also useful as a 

reminder of the fields, transfers, and 

formats found in the T1a processor. More 

advanced students will probably write 

their micro programs in MPL, or some other 

higher level representation, but it is 

probably instructional for students to 

write their first few microprograms in 

machine format. 

Figure ~ shows an audited session 

with microtool. The session shows how to 

load both control store and main memory, 

i l lustrates the dump formats for both 
memories, and shows how to dump the regis- 
ters. Note that the example is still the 
stack machine. A breakpoint is set at the 
last executable address in main store, and 
the program is run- the result is that the 
program stops after executing the last 
instruction. Since there is no proper 
'halt' instruction, this is the suggested 

method of halting a program. 
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- -  
(aud i t> ut~ol  	 Dump OP a l l  T la  Registers 
0.0  +: uload mpl. out 	 Reg is ter  Va lue  Contents 
I : :  Cont ro l  e tore  loaded,  255 words .  	 Octal Decimal Octal Decimal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 

0.0 	+: udump 0 I0 

A O 0 

Address  M ic~ocode  Wo~d 	 0 0 
I l I t 0 C O 0 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  D 0 0 
• O> 0100000000000000000010000000000000000001 OATE ins t ruc t ion .  MBR 0 O 
( I> 0000100000000000010000000100000000001001 DATE ins t ruc t ion .  X 0 0 
( 2> 0000000000101111000000000000000010000000 TEST ins t ruc t ion~ GoTo 11 IR 0 0 
• 3> 0000000000000010100000000000000010000000 TEST ins t ruc t ion ,  OoTo 0 Zero  0 0 
( 4> 0000000000100010010000000000000010000000 TEST ins tPuct ion ,  GoTo 8 PC 0 0 10 10 
< 5> 0000010000000000000000000100000000000101 GATE Ins t ruc t ion .  SP 21 17 
( &> 1000000000000000000100000000000000000001 GATE ins t ruc t ion .  MAR 0 0 I 1 
< 7> 0000000000000000000000000000001100000000 TEST ins t ruc t ion ,  GoTo 0 
• 8> 0100010000000000000100000001000000000101 GATE ins t ruc t ion .  Hic~oPC : 0 
( 9> 0000000000000000100000000000000000000001 GATE ins t ruc t ion .  Mic~oIR  : 
C lO> 0000000000000000000000000000001100000000 TEST Ins t ruc t ion ,  goTo 0 0300000000000000000000000000000000000000 TEST Ins teuct io~,  GoTo O 
O. 0 +: load  tempi  0 O. 0 +: ~un 
I : :  Ma in  s lope  loaded ~wom 0 to  15 I : :  Macro bPeakpolnt a t  17 
0. 0 +: dump O t& 	 4896.7 *: dump 0 2 
[ 	 O] l [ O] : 12 

C 1] : 3

( 11 3 
[ 23 : 32768
C 21 32768 

£ 3]  7 

£ 4] 32768 	 4896.7 +: di~ple~ 
[ 5] 5 
[ 63 40960 	 Dump o~ a l l  Tla Reg is ters  
[ 71 0 
[ 8) 49152 	 Reg ls te~ Value Contents 
[ 	 9] 0 Octal Decimal Octal Decimal 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  

[ I0]  5734~ 
[ 11] 0 A 6 6 

( 12] 57344 B 0 0 

C 131 32768 C 0 0 

[ 14] 0 D O 0 

( 15] 49152 MBR O 0 

[ 16] 0 	 X O 0 
IR 0 O 
Zero  0 00.0  +: change SP 17 
PC ~1 17 O OI : :  SP is set  to 17 
SP 21 17 0 08 ,0  +: b~eak 17 
MAR 20 16 0 0G: :  Confirm 9veakpoint a t  addte ls  17 geS Op no : ~eS 
0: :  Is  th i s  a T~acePo in t  (~es  o~ no)  ; no 
O, 0 +: d i sp lag  Mic~oPC : 2 
MicPoIR : 

0000100000000000010000000100000000001001 GATE Ins t ruc t ion .  

489&.7  +: qu i t  
Micro He~ L ine Statements 

Address Contents Numbe~ 

< O> 4000080001 1: fec :  ma~ = pcJ mb~ = memo~g(ma~)~* 	 I *  Fetch next  ta rget  ins t ruc t ion  * I  
< 1> 0800404009 ~: i r  = mb~; pc pc + I ; ;  	 I *  Move ins te  to PC++ * I  
• 2> O00BO00080 3: i~ b i t  (15o i t )  then goto a r i thops ; ;  	 / *  Decode opcode * /  
• 3> 0002800080 4: iP b i t  114, i t )  then goto Pec;~ 
< 4> 0012400080 ~: iF b i t  (13 .  I t )  then goto  pOpi~ 
< 5> O000000000 
5> 0400004005 7: push:  sp = sp ÷ 1 ; ;  

C 6> 8000100001 8: ma~ = sp;  memorg : mbr ; ;  

• 7> 0000000300 9: goto Fee; ;  
• 8> OOOO00OOO0 10: 
• 8> 0000100001 11: pop: ma~ = spJ sp = sp ÷ ( -1 ) ;  

( 8> 4400101005 12: mb~ = memorMJJ 

< 9> 0000800001 13: a = mb~; ;  
< 10> 0000000300 14: goto Fec; J  

( 11> OOOOOOO000 15: 

• 	 I I>  O000000OO0 lb:  ar i thops :  

11> 002E800080 17: iF  b i t  (14 ,  iT )  = 1 then  goto  memops; ;  

• 	 12> 0032400080 18: iF  b i t  (13 ,  i t )  = I then  goto  sub ; ;  
< 	 13> OO0000OO00 19: 
• 	13> 0000100001 20: add: mar  = sp~ sp = $p ÷ ( -1 ) ;  
< 	 13> 440010100~ 21: mbr memo~q(mar) ; ;  / *  Pop in to  mbr * /  
• 	 14> 0000800001 22: a = mbr; mar = sp; 
• 	14> 4000900001 23: mb~ = memo~g(ma~);; / *  Top in to  mbr * /  

15> 0000100001 24: mar = sp; mb~ = a + mbr; 

• 15> 9000108011 memory(mar) = mbrJ; / *  Top = sum * /  

( 16> 0000000300 26: goto  Fee ; ;  

( 17> OOO0000000 27: 

< 17> 0000100001 sub: mar  : sp;  sp ~ sp + ( -1 ) J  

( 17> 4400101005 29: mb~ memorg(mar ) ; ;  /~  Pop in to  mb~ * /  

( 18> 0000800001 30: a : mb~; mar  : sp; 

( 18> 4000900001 31: mbr = memor~ImarlJ; I *  Top to mbr * I  

( 19> 0210008011 32: a = complement(a) + mb~;; / *  Subt rac t  * /  

( 20> 9000004011 33: mb? = a + 1; memorg(mar) = mbr;J / *  resu l t  to top * /  

• 21> 0000000300 34: 9oto PecJ ;  

( 22> O000OO0000 35: 

< 22> O05AqOOOSO 36: memops: iF b i t (13 ,  i~)  = 1 then goto get ; ;  
< 23> O00000000O 37: 

( 23> 0000100001 38: s to :  met  = sp; sp = sp ÷ ( -1 ) ;  

( 23> 4400101005 39: mhr = memor~(ma~);; / *  Pop * /  

( 24> 0000400001 40: i~ = mbr~ mar ~ sp~ 

( 24> O0005COOOl  41: sp =.sp  + ( -1 ) ;  

< 24> 4400501005 42: mb~ = memorg (ma~);; / *  ZR = top, pop aga in  t /  

( 25> O000OO0000 43: mar = i t ;  

( 25> 8000200001 44: memoTg(ma~l = mbr;; l e  PerForm the s tore  * /  

• 	 26> 0000000300 45: goto Fee;; 
< 27> 0000000000 46: 

( 27> 4000100001 47: get: mar = sp; mbP = memorg(ma~);; / *  Get top  * /  

< 28> 0000400001 48: i r  = mb~i; 
< 29> 4000200001 49: ma~ = i t ;  mhr = memorg(ma~};; / *  	Read the data * /  
30> 8000100001 50: ma~ = spJ memorg(mar) = mb~J; / *  Onto top * /  

( 31> 0000000300 51: 9oto  FecJ~ 
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